. Fabrication procedure of polyimide-coated nanopores. A 25 mm square piece of a Si wafer both sides covered with 50 nm-thick Si3N4 (1) was exposed to reactive ion etching to partially remove the Si3N4 at the back side surface (2). The substrate was then immersed in KOH aq. to wet-etch the Si layer so as to create a membrane of size 100 μm x 100 μm on the front-side (3). On the membrane, we formed a nanopore of diameter 300 nm by an electron beam lithography followed by reactive ion etching (4). Subsequently, 5 μm-thick photo-sensitive polyimide was spin-coated on the front surface (5). By irradiating UV light via a photo-mask, we formed a polyimide micropore around the Si3N4 nanopore (6). Figure S2 . Schematic models of a PDMS block used to seal the nanopore chip from the both sides. a-c, Side-view (a), top view (b), and bottom-view (c) of the chip configuration. Three holes are penetrated in the PDMS blocks. At the center hole, we inserted a Ag/AgCl rod to measure the ionic current. The other two holes were used as inlet and outlet of particle-containing PBS solution. d, Close-up view of the polyimide-coated region. Polyimide was coated on the Si3N4 front surface. The polymeric sheet had rectangular shape of 4 mm wide and Lpoly length. The size of nanopore is not to scale for the sake of clarity. e, The dimension of the fluidic channel on the PDMS block. The polyimide layer is also depicted. When flowing PBS solution through the channel, the Si3N4 surface touches water except the polyimide-covered area. Figure S6 . Capacitance estimations. The cross-membrane net-capacitance was assessed from the calculated water-touching Si3N4 (CSi3N4; blue region) and polyimide (Cpoly; yellow region) capacitance. Cpoly is given as Cpoly = εvacεpolywLpolytpoly where εvac = 8.85 × 10 -12 F/m is the vacuum permittivity, εpoly = 3.4 is the relative permittivity of polyimide, w = 0.5 mm is the width of the PDMS channel, and Lpoly and tpoly = 5 μm are respectively the length and the thickness of the polyimide sheet. Analogously, CSi3N4 can be described as CSi3N4 = εvacεSi3N4tSi3N4{w(0.012 -Lpoly) + 2wsqLsq} with the width wsq = 2 mm and length Lsq = 2 mm at the square channel regions and the thickness of the Si3N4 film tSi3N4 = 50 nm when Lpoly ≤ 12 mm and CSi3N4 = 0 for the case of Lpoly = 16 mm. In addition to this fronside capacitance, there is another water-touching 50 nm-thick Si3N4 layer at the back side amounting 18.7 nF. The rest of the components such as the electric double layer capacitance CEDL and the capacitance at the 0.3 mm-thick doped Si substrate CdSi are expected to contribute little to Cnet as CSi3N4 << CEDL, CdSi. Figure S7 . Cross-plane capacitance. Orange and blue plots are the capacitance of the polyimide sheet and the un-covered Si3N4 layer, respectively while green plots denote the net capacitance. The kink at Lpoly = 16 mm is due to the contribution of the 2 mm square regions of the PDMS channel as depicted in Fig. S6 . 
